Abstract: This paper presents the architecture of a 10b 170 MS/s two-step binary-search assisted time-interleaved SAR ADC. The front-end stage of this ADC is built with a 5b binary-search ADC, which ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results